

Total Harmonic Distortion, Distortion Factor & Crest Factor in Sven Level Cascaded H-Bridge Inverter for Different PWM Control Strategies: A Comparative Study

G Durga Prasad^{*}, Dr. V Jegathesan[#], Dr. P V V Rama Rao[@]

^{}Research Scholar, Dept. of EEE, Karunya University, T.N, India
durgaprasad_garapati@yahoo.co.in*

[#]Associate Professor, Dept. of EEE, Karunya University, T.N, India

[@]Professor, EEE Dept, SVECW, Bhimavaram, A.P India

Abstract

The Multilevel Inverter (MLI) topology gives the advantages of usage in high power and high voltage application with reduced harmonic distortion without a transformer. Multi carrier PWM techniques are extensions of two level PWM methods; the selected switching technique to control the MLI will also have an effective role on harmonic elimination while generating the ideal output voltage. The most common MLI's are the neutral-point-clamped inverter (NPC), flying capacitor inverter (FC), and cascaded H-bridge inverter (CHB). Different Multi carrier PWM techniques are applied to CHB inverter and the performance of circuit topology is analyzed using Matlab/Simulink. The results show that the superiority of Multi carrier PWM techniques over each other using different modulating signals and different carrier signals by varying switching frequency.

Key Words: Carrier over lapping PWM method, Hybrid carrier based PWM method, Level-Shifted Multicarrier Modulation, Phase-Shifted Multi-carrier Modulation, Sub Harmonic PWM method, Variable Frequency PWM method, Wave level Shift Multi-carrier Modulation.

1. Introduction

Multilevel Pulse Width Modulation (PWM) inverters have been gained importance in high performance power applications without requiring high ratings on individual devices, as static var compensators, drives and active power filters. A multilevel inverter divides the dc rail directly or indirectly, so that the output of the leg can be more than two discrete levels. As both amplitude modulation and pulse width

modulation are used in this, the quality of the output waveform gets improved with low distortion. The advantages of multilevel inverter are good power quality, low switching losses, reduced output dv/dt and high voltage capability. Increasing the number of voltage levels in the inverter increases the power rating. The three main topologies of multilevel inverters are the Diode clamped inverter, Flying capacitor inverter, and the Cascaded H-bridge inverter [1-3]. Among the three types of multilevel inverters, the cascade inverter has the least components for a given number of levels. Cascade multilevel inverters consists of a series of H-bridge cells to synthesize a desired voltage from several separate DC sources (SDCSs) which may be obtained from batteries or fuel cells. All these properties of cascade inverters allow using various pulse width modulation (PWM) strategies to control the inverter accurately [4-8]. Abundant modulation techniques and control paradigms have been developed for multilevel converters such as selective harmonic elimination PWM (SHE-PWM), sinusoidal PWM (SPWM), space vector PWM (SVM), Carrier overlapping PWM method, Hybrid carrier based PWM method, Level-Shifted Multicarrier Modulation, Phase-Shifted Multi-carrier Modulation, Variable Frequency PWM method, Wave level Shift Multi-carrier Modulation and Evolutionary algorithms. The modulation methods used in multilevel inverters can be classified according to switching frequencies and type of modulating signal used [16]. The classification of control strategies is shown in fig 1.




Figure 1. Classification of PWM control strategies

The main advantages of PWM inverters in comparison to square-wave inverters are

- Control over output voltage magnitude
- Reduction in magnitudes of unwanted harmonic voltages
- Improved power factor with unity displacement factor. Lowest order harmonic elimination is possible by proper choice of the number of pulses per half cycle.

2. Multi Carrier PWM Techniques

Multi Carrier based PWM methods have more than one carrier that can be triangular wave or saw tooth waves and so on. The modulating / reference wave of multilevel

carrier based PWM strategies can be sinusoidal or trapezoidal.

Carrere considered different methods of disposing the many carrier bands required in multilevel PWM.[2]

Four alternative carrier PWM strategies with differing phase relationships for a multilevel inverter [12] are as follows:

1. In-phase disposition (IPD) or Phase Disposition (PD), where all the carriers are in phase;
2. Phase opposition disposition (POD), where the carriers above the zero reference are in phase, but shifted by 180° from those carriers below the zero reference;
3. Alternative phase opposition disposition (APOD), where each carrier band is shifted by 180° from the adjacent bands;
4. Phase Disposition (PD), all the carriers are phase shifted by $2\pi/(N-1)$ radians. PD strategy is used most frequently because it produces minimum harmonic distortion for the line-to-line output voltage [9], [10], [11].

A. Phase-Shifted Multi-carrier Modulation (PSHM)

In this type of technique MLI with m voltage levels requires $(m - 1)$ triangular carriers. In the phase-shifted multi-carrier modulation, all the triangular carriers have the same frequency and the same peak-to-peak amplitude, but there is a phase shift between any two adjacent carrier waves, given by: $\phi_{sh} = 360^\circ / (m-1)$, [13], [15]




Figure 2. Modulating and carrier waveforms for PSPWM strategy

B. Level-Shifted Multicarrier Modulation (LSHM)

In this type of technique a m -level MLDC using level-shifted multicarrier modulation scheme, $(m - 1)$ triangular carriers are required, all having the same frequency and amplitude [13]. The $(m - 1)$ triangular carriers are vertically disposed.[15] The amplitude modulation index is defined as

$$M_a = \frac{V_m}{V_c} (m - 1)$$

Where

V_m is the peak amplitude of the modulating wave

V_c is the peak amplitude of each carrier wave




Figure 3. Modulating and carrier waveforms for IPDPWM strategy in Level Shift PWM Technique.

There are three schemes for level shift multi-carrier modulation listed as follows: [16]

- (i) *In-phase disposition* (IPD), where all carriers are in phase.
- (ii) *Alternative phase opposite disposition* (APOD), where all carriers are alternatively in opposite disposition.
- (iii) *Phase opposite disposition* (POD), where all carriers above the zero reference are in phase but in opposition with those below the zero reference.

C. Wave level Shift Multi-carrier Modulation (WSHM)

This modulation technique is a combination of phase shift multi-carrier and level-shifted multi-carrier modulation (in-phase disposition (IPD)) schemes and provides small phase displacement to all carriers with each other. For m level, $(m - 1)$ triangular carriers are required.[13] In the carrier wave all the triangles have the same frequency, same peak to peak amplitude and are vertically disposed, but there is a phase shift between any two disposed carrier waves as in

$$\phi_{sh} = 360^\circ / 4(m-1)$$

The amplitude modulation index is defined

$$ma = V_m / V_{cr(m-1)}$$




Figure 4. Modulating and carrier waveforms for IPDPWM strategy in Waveshift PWM Technique.

D. Sub Harmonic PWM method

In SHPWM technique all the carriers are in Phase, for an m-level inverter, (m-1) carriers with the same frequency F_c and same peak-to-peak amplitude A_c are used. The reference waveform has amplitude A_m and frequency F_m and it is centered about the zero level. The reference wave is continuously compared with each of the carrier signal. If the amplitude of reference wave is more than the carrier then the on pulse is generated and devices correspond to that carrier will ON, otherwise the devices will OFF. [14]

The frequency ratio M_f is defined as $M_f = F_c / F_m$.

The amplitude modulation index M_a is defined for this method as $M_a = 2 * A_m / (m - 1) * A_c$




Figure 5. Multi carrier arrangement for SHPWM method

E. Variable Frequency PWM method

The number of switching for upper and lower devices of chosen MLI is much more than that of intermediate switches in SHPWM using constant frequency carriers. In order to equalize the number of switching for all the switches, Variable frequency PWM strategy is used as illustrated in below fig. in which the carrier frequency of the intermediate switches is properly increased to balance the number of switching for all the switches. [14]




Figure 6. Modulating and carrier waveforms for VFPWM strategy

F. Carrier over lapping PWM method

The principle of COPWM is to use several overlapping carriers with single modulating signal, for an m level inverter, $m-1$ carriers with the same frequency f^c and same peak-to-peak amplitude A^c are disposed such that the bands they occupy overlap each other. Overlapping vertical distance between each carrier is $A^c/2$ in this work. The reference wave has the amplitude A^m and frequency f^m and it is centered in the middle of the carrier signals. The vertical offset of carriers for chosen five level inverter can be as illustrated in below Figure. It can be seen that the four carriers are overlapped with other and the reference trapezoidal wave is placed at the middle of the four carriers.[15], [16]




Figure 7. Modulating and carrier waveforms for COPWM strategy

G. Hybrid carrier based PWM method:

This technique, as mentioned earlier combines the previously presented ones (disposition) and the well known Phase Shifted multi carrier technique. As the level of the converter increases the more triangular waves increases and phase shifted accordingly. The carriers above the zero have the same peak-to-peak value and same frequency F_c . However there is a phase of 180 between them for 5 level and for 7 level the phase shift is 120 and for 9 level the phase shift is 90 degrees. [16]




Figure 8. Multi carrier arrangement for Hybrid PWM

3. Simulation Results

Simulation studies are performed by using MATLABSIMULINK to verify the proposed PWM strategies for chosen single phase cascaded H-Bridge seven level

inverter for various values of m_a ranging from 0.4 – 1 and corresponding %THD values are measured using FFT block and they are shown in Table 2, and Table 5 & 6 shows the V_{RMS} & V_{PEAK} of fundamental of MLI's output for the same modulation indices. Fig's.10 – 16 shows the simulated output voltage of chosen CHBMLI and the corresponding FFT plots with different PWM strategies but only for one sample value of $MI=1$. Fig. 9(a) shows the seven level circuit diagram and Fig 9(a). shows the circuit of a PDPWM control strategy from Table 1 shows that PDPWM gives better THD% when compared with other PWM strategies for 9, 11 & 15 level CHBMLI, therefore the above discussed strategies is been simulated with respective of PDPWM. Table 3 & 4 shows the results of Crest Factor and Distortion Factor of CHBMLI for various PWM techniques for different modulation Index. Fig's 17-21 shows the graphs of calculated THD%, V_{PEAK} , V_{RMS} , CF, DF for various MI. Distortion Factor is calculated for selected Harmonics numbers i.e from 2 to 19 based up on the PWM technique.




Figure 9. (a) Seven level CHBMLI, (b) control circuit for generating gate control signals using LSHPWM in IPD Scheme.




Figure 10. Generating gate signals using PD scheme in LSHPWM




Figure 11. (a) o/p phase voltage of 9-level CHBMLI using Level shift IPD scheme, (b) THD % of PD in Level Shift PWM




Figure 12. (a) Generating gate signals using Carrier Overlapping PWM. (b) THD % of Carrier Overlapping PWM




Figure 13. (a) Generating gate signals using HYBRID PWM, (b) THD % Hybrid PWM




Figure 14. (a) Generating gate signals using Sub Harmonic PWM, (b) THD % of SHPWM




Figure 15. (a) Generating gate signals using Variable Frequency PWM, (b) THD % of VFPWM




Figure 16. (a) Generating gate signals using VFPWM taking Trapezoidal as modulating signal, (b) THD% of VFPWM Trapezoidal

Table 1: Comparison of PSHPWM, LSHPWM, WSHPWM for different level using CHBMLI

LEVEL	TECHNIQUE	IPD	POD	APOD
9	LSHPWM	13.40	13.49	13.49
	WSHPWM	13.33	13.37	15.82
	PSHPWM		13.86	
11	LSHPWM	10.77	10.82	10.93
	WSHPWM	11.40	11.01	11.01
15	LSHPWM	11.00	X	X
	WSHPWM	13.63	X	X

Table: 2 THD% of output voltage of chosen CHMLI for various values of MI and for various PWM's

MI	THD% (for different PWM Strategies & diff Modulation Indices)				
	LSHPWM_ PD	COPW M	HYBRIDP WM	VFPWM	SUBHARMONICP WM
1	18.6	23.93	18.23	18.34	18.20
0.8	24.5	30.22	24.46	24.11	23.30
0.6	34.5	43.86	33.62	32.81	32.43
0.4	43.3	61.84	43.27	43.46	42.14




Figure 17. THD% of output voltage of chosen CHMLI for various values of MI and for various PWM's

Table :3 CF of output voltage of chosen CHMLI for various values of MI and for various PWM's.

MI	CREST FACTOR (for different PWM Strategies & diff Modulation Indices)				
	LSHPWM_PD	COPWM	HYBRIDPWM	VFPWM	SUBHARMONICPWM
1	1.4138	1.4140	1.4144	1.4140	1.4142
0.8	1.4142	1.4142	1.4138	1.4147	1.4132
0.6	1.4136	1.4143	1.4140	1.4137	1.4130
0.4	1.4152	1.4148	1.4147	1.4141	1.4144




Figure 18. CF of output voltage of chosen CHMLI for various values of MI and for various PWM's

Table:4 : DF of output voltage of chosen CHMLI for various values of MI and for various PWM's

MI	DISTORTION FACTOR (for different PWM Strategies & diff Modulation Indices)				
	LSHPWM_PD	COPWM	HYBRIDPWM	VFPWM	SUBHARMONICPWM
1	0.001158	0.008420	0.001572	0.003443	0.005096
0.8	0.001708	0.004571	0.001946	0.002859	0.002632
0.6	0.0060113	0.002188	0.004571	0.002545	0.004101
0.4	0.003383	0.002354	0.003672	0.001266	0.004311




Figure 19. DF of output voltage of chosen CHMLI for various values of MI and for various PWM's

Table:5 Vrms of output voltage of chosen CHMLI for various values of MI and for various PWM's

MI	VRMS (for different PWM Strategies & diff Modulation Indices)				
	LSHPWM_PD	COPWM	HYBRIDPWM	VFPWM	SUBHARMONICPWM
1	213.1	227.5	213.3	213	211.7
0.8	168	196	168.4	170.7	169.3
0.6	125.7	150.6	125.6	127.6	128.2
0.4	85.5	102.7	85.6	84.43	98.91




Figure 20. Vrms of output voltage of chosen CHMLI for various values of MI and for various PWM's

Table: 6 Vpeak of output voltage of chosen CHMLI for various values of MI and for various PWM's

MI	V Peak (for different PWM Strategies & diff Modulation Indices)				
	LSHPWM_PD	COPWM	HYBRIDPWM	VFPWM	SUBHARMONICPWM
1	301.3	321.7	301.7	301.2	299.4
0.8	237.6	277.2	238.1	241.5	239.4
0.6	177.7	213	177.6	180.4	181.3
0.4	121	145.3	121.1	119.4	139.9




Figure 21. V_{Peak} of output voltage of chosen CHMLI for various values of MI and for various PWM's

4. Conclusion

This paper presents the simulation results of single phase seven level Cascade H-bridge multilevel inverter with resistive load with various modulating strategies are obtained through MATLAB/SIMULINK, various performance measures like THD, V_{RMS} , V_{PEAK} , Crest factor, Distortion Factor were obtained and tabulated. It is observed from "Table.1" that PDPWM method provides output with relatively low distortion when compared with different levels of single phase CHBMLI.

References

- [1] RODRÍGUEZ, J.; LAI, J.-S.; PENG, F. Z. Multilevel inverters: A survey of topologies, controls, and applications. *IEEE Transactions on Industrial Electronics*. August 2002, 49, 4. pp. 724-738. ISSN 0278-0046.
- [2] CARRARA, G.; GARDELLA, S.; MARCHESONI, M.; SALUTARI, R.; SCIUTTO G. A new multilevel pwm method : a theoretical analysis. *IEEE Transactions on Power Electronics*. July 1992, vol. 7, no. 3, pp. 497-505. ISSN 0885-8993.
- [3] NABAE, A.; TAKAHASHI, I.; AKAGI, H. A neutral-point clamped pwm inverter. *IEEE Transactions on Industry Applications*. 1981, vol.-17, no. 5, pp. 518-523. ISSN 0093-9994. [4] Kincic S, Chandra A, Babic S. Multilevel inverter and its limitations when applied as statcom. In: Proceedings of 9th Mediterranean conference on control and automation, Dubrovnik (Croatia); 2001.
- [5] Leon JI, Portillo R, Vazquez S, Padilla JJ, Franquelo LG, Carrasco JM. Simple unified approach to develop a time-domain modulation strategy for singlephase multilevel converters. *IEEE Trans Ind Electron* 2008;55:3239–48.
- [6] Chiasson J, Tolbert L, McKenzie K, Du Z. Real-time computer control of a multilevel converter using the mathematical theory of resultants. *Elsevier Math Comp Simul* 2003;63:197–208.
- [7] Nandhakumar S, Jeevananthan S. Inverted sine carrier pulse width modulation for fundamental fortification in DC–AC converters. In: Proceedings of IEEE power electronics and drive-systems; 2007. p. 1028–34.

- [8] Lopez O, Alvarez J, Gandoy JS, Freijedo FD. Multilevel multiphase space vector PWM algorithm. *IEEE Trans Ind Electron* 2008;55:1933–42.
- [9] Tolbert, L. M.; Peng, F. Z.; Habetler, T. G. Multilevel PWM methods at low modulation indices. *Applied Power Electronics Conference and Exposition, 1999. APEC '99. Fourteenth Annual, Dallas, Texas*. March 1999, pp. 1032-1039. ISBN 0-7803-5160-6.
- [10] Kim, J.-H.; Sul, S.-K.; Enjeti, P. N. A carrier-based PWM method with optimal switching sequence for a multi-level four-leg VSI. *Industry Applications Conference, 2005. Fourtieth IAS Annual Meeting. Conference Record of the 2005*. June 2005, pp. 99-105. ISSN: 0197-2618. ISBN 0-7803-9208-6.
- [11] Tolbert, L. M.; Peng, F. Z.; Habetler, T. G. Novel multilevel inverter carrier-based PWM methods. *Industry Applications Conference, 1998. Thirty-Third IAS Annual Meeting. The 1998 IEEE, Missouri. USA*. October 1998, pp. 1424-1431. ISBN 0-7803-4943-1.
- [12] STEINKE, J. K. Control strategy for a three phase AC tractiondrive with three-level GTO PWM inverter. *Power Electronics Specialists Conference, PESC '88 Record., 19th Annual IEEE, Kyoto, Japan*. 1988, pp. 431-438. DOI: 10.1109/PESC.1988.18164.
- [13] Bahr Eldin S. Mohammed and K.S.Rama Rao 'A New Multi Carrier Based PWM for Multilevel Converter', 2011 IEEE Applied Power Electronics colloquium(IAPEC), 978-1-4577-0008-8/11, pp:63-68.
- [14] K.Venkataramanan1, B.Shanthi2, S.P.Natarajan3.' Comparative study on various PWM Strategies for Novel Multilevel Inverter', *IOSR Journal of Engineering*, 2250-3021, Vol. 3, Issue 5 (May. 2013), ||V4 || PP 32-40.
- [15] E.Sambath, S.P. Natarajan, C.R.Balamuruga, ' Performance Evaluation of Single Phase H-Bridge Type Diode Clamped Five Level Inverter', *International Journal of Modern Engineering Research*, Vol.2, Issue.4, July-Aug 2012 pp-1908-1913 ISSN: 2249-6645.
- [16] G durga Prasad, Dr. V. Jegathesan, ' A Review on Multi Level DC Link InverterTopologies', *IJAIR Vol. 2 Issue 3*, pp.535-546 ISSN: 2278-7844.

