International Journal of Electronic Networks, Devices and Fields (IJENDF)

Volume 4, Number 1 (2012)





1-Bit Full-Adder cell with Optimized Delay for Energy- Efficient Arithmetic Applications

pp. 1-7

Authors: Ms. Shilpa B. Darvesh and Ms. M. Parvathi
















         © 2011-2012 All Rights are Reserved by International Research Publication House              Home     Journal List     Contact us